








© A. Milenko














	Advanced VLSI Design	
dd Fu	nction	
	This function adds 2 4-bit vectors and a carry.     It returns a 5-bit sum	
9	unction add4 (A,B: bit_vector(3 downto 0); carry: bit) return bit_vector is	
	<pre>artable coult bit; artable cit; bit := carry; artable Sum: bit := carry; artable Sum: bit .= vector(4 downto 0):="000000"; begin coult := (A(i) and B(i)) or (A(i) and cin) or (B(i) and cin); Sum(i) := A(i) xor B(i) xor cin; cin := coul; end loop top1; arm(4):= coul; etturn Sum; end add4;</pre>	
E	sample function call:	
	Sum1 <= add4(A1, B1, cin);	
	© A Milenkovic	19






			Actual Pa	arameter
signal signal signal variable variable n/a	Mode	Class	Procedure Call	Function Ca
variable <sup>3</sup> variable n/a		signal variable signal	signal variable signal	n/a n/a











## Advanced VLSI Design

## **Additional Topics in VHDL**

- Attributes
- Transport and Inertial Delays
- Operator Overloading
- Multivalued Logic and Signal Resolution


© A. Milenkovid


- IEEE 1164 Standard Logic
- Generics
- Generate Statements
- Synthesis of VHDL Code
- Synthesis Examples
- Files and Text IO


**Signal Attributes** Attributes associated with signals that return a value Altribute Returns SEVENT True if an event occurred during the current delta, else false SWCTIVE True If a transaction occurred during the current delta, else faise SLAST EVENT Time elapsed since the previous event on S SLAST\_VALLE Value of S before the previous event on S SLAST\_ACTIVE Time elapsed since previous transaction on S A'event - true if a change in S has just occurred A'active - true if A has just been reevaluated, even if A does not change


**Advanced VLSI Design** 


© A. Milenkovic


















Advanced \	/LSI De	sign				12 <sup>2</sup>	
Signal Resolution	(cont'	d)					
signal R : X01Z := 'Z';							
R <= transport '0' afte	r 2 ns,	`Z′	afte	гб			
ns;							
100 cm 100 100 100							
Z@6m V@2ns Z \$00							
driver 0	resolution	R	cohed	signal			
T in 4 ns Z (3(1)	- Bunction	)-	-	5			
driver 1	"resolve4"	/					
<b>東京10 ns 宇富 8 ns 之</b>							
driver 2	1000			1.000	1.1210		
	Time	\$(0)	9(1)		н.		
.x0, .FS.	0	"Z"	'Z'	2	·Z*		
. X. X. X. X.	÷.		141	2			
A. X. A. X. A.	6	1.	- 20	121	int.		
,1, ,X, ,X, ,L, ,J,		121	1	1.	121		
.2, X, ,0, ,1, ,5,				-			
	10	'Z'	585		×.		
	© A. Milenk	ovic					37





'1'         'Z'         OR         'X'         '0'         '1'         'Z'           'X'         'X'         'X'         'X'         'X'         'Z'         '3'         '3'           '0'         '0'         'X'         'X'         'X'         'X'         'X'         '3'           '0'         '0'         'X'         '0'         '1'         'X'         '3'           '0'         '0'         'X'         '0'         '1'         'X'         '3'           '0'         '0'         'X'         '0'         '1'         'X'         '3'           '1'         'X'         '1'         'X'         '0'         '1'         'X'           '1'         'X'         '1'         '1'         'X'         '3'           '1'         'X'         '1'         '1'         'X'         '3'	·         ·	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	'0'         '1'         'Z'         OR         'X'         '0'         '1'         'Z'           '0'         'X'         'X'         'U'         'X'         'U'         'Z'	'X'         '0'         '1'         'Z'         OR         'X'         '0'         '1'         'Z'           'X'         '0'         'X'         'X'         'X'         '1'         'Z'         33	
'0'         '0'         'X'         '0'         '1'         'X'           '1'         'X'         '1'         'X'         '1'         'X'           '1'         'X'         '1'         '1'         'X'         '3'	''''''''''''''''''''''''''''''''''''	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	'0'         '0'         '0'         '0'         '1'         'X'         '1'         'X'         '1'         'X'         '1'         'X'         '1'         'X'         '1'         'X'         '1' <th'1'< th=""> <th'1'< th=""> <th'1'< th=""></th'1'<></th'1'<></th'1'<>		a U –
'1'         'X'         '1' <th'1'< th=""> <th'1'< th=""> <th'1'< th=""></th'1'<></th'1'<></th'1'<>	·         ·	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	'0'         '0'         '0'         'X'         '0'         'X'         'X'         'X'           '0'         '1'         'X'         '1'         '1'         'X'         '1'         'X'           '0'         'X'         '1'         '1'         '1'         '1'         '1'         '1'           '0'         'X'         'X'         'Y'         'X'         'Y'         'X'           '0'         'X'         'X'         'Y'         'X'         'Y'         'X'		≝ 'X' –
	······································	10' 'X' X' 17' X' 11' X' 41' X'		'0' '0' '0' '0'   '0' 'X' '0' '1' 'X'	
	, 'x' 'z' 'x' '₁' 'x' 'í' 'X' 'í'' 'X'			x, 0, 4, x, 4, 4, 4, 4, 4, 3	a '1' –
		24 'W'		·X' ·0' ·X' ·X' ·7' ·X' ·X' ·1' ·X'	≅ 'Z' –
		a 'L' — '		23	as 'L' –
		a 'H' —	a 1		_





$\begin{array}{ c c c c c c c c c c c c c c c c c c c$				on F							9-V	aiu	ea
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		ĩ	u	x	.0	1	z	N	L	34			
7	17		1000		101	111 111 111 111 111 111 111	11 11 12 12 12 12 12 12 12 12 12 12 12 1	UX O 1 N N N N X	TN OILS N X	U.S. S.	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	1111	0 1 2 9 1 1 1

CONS	TANT ar	id_tab	Le : e	tdlog	ic to	able	:= [			 
** 11				·U', ·N', ·1', ·X', ·0', ·1', ·2', ·0', ·1', ·3',		U', 'X', 'X', 'X', 'X',		UN01XX01X	.X. 1 .X. 1	UX01IIWLH.


















































































Advanc	ed VLSI Design	
Synthesis Exan	nples (2b)	
<ul> <li>Mealy machine:</li> <li>BCD to</li> <li>BCD+3</li> <li>Converter</li> </ul>	when S1 => if $x \sim 0^{\circ}$ then $2 <= 0^{\circ}$ ; heats else $2 <= 1^{\circ}$ ; heats late $= 2^{\circ}$ when S4 => if $x \sim 0^{\circ}$ then $2 <= 1^{\circ}$ ; heats else $2 < e^{-1/2}$ ; heats late $= 2^{\circ}$ when S5 => if $x \sim 0^{\circ}$ then $2 <= 0^{\circ}$ ; heats else $2 < e^{-1/2}$ ; heats late $= 2^{\circ}$ if $x \sim 0^{\circ}$ then $2 <= 1^{\circ}$ ; heats when others $= 2 = 1^{\circ}$ ; heats when others $= 2 = 1^{\circ}$ ; heats end cose; end cose;	5: end iff; late = 53; 6; end iff; late = 93; 0; end if; late = 53; end if;
	process(CLK) begin If CLK='1' and CLK'event then Extra <= Nootinate; end If; end process; end Table;	State Register
	© A. Milenkovic	73
















## Advanced VLSI Design

## Things to Remember (cont'd)

- Multivalued logic and the associated resolution functions
  - allow us to model tri-state buses, and systems where a signal is driven by more than one source
- Generics
  - allow us to specify parameter values for a component when the component is instantiated
- Generate statements
  - a efficient way to describe systems with iterative structure
- STEXTIO
  - a convenient way for file input/output

© A. Milenkovid